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Abstract-- This paper presents a detailed analysis and 
improved control strategy for Modular Multilevel Converters 
(MMC) under asymmetric arm inductance conditions. Unlike 
symmetric conditions, the fundamental ac current is not split 
equally between the upper and lower arms under asymmetric 
conditions, and the dc and double-frequency components in the 
common-mode current also flow into the ac side. To solve these 
issues, a theoretical analysis of the effect of asymmetric 
conditions on MMC operation is carried out using equivalent 
circuits at different frequencies. Three control targets are then 
presented to enhance the operational performance. A control 
strategy providing the control of differential-mode current, 
common-mode current and power balance is designed. The 
feasibility and validity of the proposed analysis and control 
strategy are demonstrated by simulation results from a three-
phase MMC system, and simulation and experimental results 
from a single-phase MMC system. 
 
Index Terms--Modular multilevel converter, differential-mode 
current, common-mode current, power balance, asymmetric 
conditions. 
I.  INTRODUCTION
1
 
HE modular multilevel converter (MMC) has drawn 
attention due to its advantages of modular design, high 
efficiency and scalability, and excellent output waveforms 
with low harmonic distortion [1-10]. 
'XH WR WKH 00&¶V XQLTXH FRQILJXUDWLRQ there are 
complex interactions involving different currents and voltages 
in the MMC, and extensive research has been conducted on 
the modeling and control strategy of the MMC [11-22]. The 
relationship between the arm current and capacitor voltage 
was analyzed in [11] and [12]. One of the special 
characteristics of the MMC is the common-mode current 
which usually includes a dc component and even-order 
(mainly the second-order) harmonic components. The 
common-mode current flows through the three-phase legs of 
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the MMC, affecting the capacitor voltage in the sub-modules 
(SM) and the energy variation in each arm, but it does not 
affect the ac side current (differential-mode current). Many 
control strategies have been developed such as circulating 
current control [15-18] and energy-based modeling control 
[19-22]. The circulating current control method suppresses the 
even-order common-mode harmonic current by adding extra 
controllers, such as a proportional-integral (PI) controller in a 
double-frequency rotational frame [15], a series of resonant 
controllers tuned at even-order harmonic frequencies [16], or a 
repetitive controller [17-18]. The energy-based modeling 
control is based on the schemes of regulating the total energy 
and energy balancing [19-23]. Although extensive work on the 
modeling analysis and control of the MMC has been carried 
out, these analyses were based on symmetric conditions (i.e. 
balanced input voltages and symmetric arm impedances), 
assuming that the common-mode current mainly involves the 
even-order harmonic component and would not affect the 
differential-mode (output ac) and dc current. MMC operation 
under unbalanced input ac voltage conditions was analyzed in 
[24-27]. It revealed that under such unbalanced conditions, the 
common-mode current not only contains a dc component and 
even-order circulating harmonic components, but also includes 
a second-order zero-sequence harmonic component within the 
three converter legs, resulting in second-order harmonic 
components in the dc voltage and current. To eliminate the 
second-order harmonic oscillations on the dc voltage and 
current, two methods were proposed: one suppresses the dc 
voltage ripple [24], and the other directly eliminates the zero-
sequence harmonic current [25-27]. In [27], the possible 
impact of MMC with asymmetric arm impendence was briefly 
mentioned and it revealed that the ac current would not split 
equally between the upper and lower arms, resulting in a 
fundamental-frequency common-mode current. However, the 
detailed system analysis and investigations of the influence of 
the common-mode current flowing into both ac and dc sides 
caused by asymmetric arm impedance have not been 
conducted, and the specific control requirement has not been 
considered. 
In this paper, a detailed analysis on the asymmetrical 
MMC with asymmetric arm impedance is conducted, and a 
mathematical analysis of its negative influences on the ac and 
dc side electrical quantities is performed. Based on the 
developed mathematical model, three control targets are 
presented to eliminate the negative impacts caused by the 
asymmetric arm impedance and an improved control strategy 
focusing on these three control targets is proposed.  
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The paper is organized as follows. Section II introduces the 
basic MMC operation and Section III analyses MMC behavior 
with asymmetric arm impedance using different-frequency 
based sub-circuits. An improved control strategy for the 
asymmetric MMC is proposed in Section IV. Sections V and 
VI present the simulation results for a three-phase system and 
the simulation and experimental results for a single-phase 
system, respectively. Finally Section VII draws conclusions. 
II.  BASIC MMC OPERATION 
The circuit configuration of a three-phase MMC is shown 
in Fig. 1. Vdc is the dc-link voltage and L is the arm inductor in 
each arm. vap, vbp, vcp and van, vbn, vcn are the total voltages 
generated by all the SMs in the upper and lower arms, 
respectively. iap, ibp, icp and ian, ibn, icn are the currents in the 
upper and lower arms, respectively. ia ib and ic are the output 
ac phase currents. 
 
Fig. 1 Basic structure of a three-phase MMC 
 
According to MMC operation principles, the arm current 
contains one differential-mode current ijdm and one common-
mode current ijcm where the subscript j refers the three-phase 
quantities of a, b, and c. During normal symmetrical 
conditions, that is, all six arm reactors are identical, the 
differential-mode current flows to the three-phase ac side and 
the common-mode current flows within the upper and lower 
arms having no effect on the ac side. The arm currents iap and 
ian can therefore be expressed as (taking phase a as an 
example) 
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where iadm and iacm are [15] 
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In (2), Im is the peak ac side current, Iacm2 is the peak of the 
double frequency component (higher order harmonic currents 
are neglected due to their small magnitudes) in the common-
mode current, and Idc is the dc side current. 
Taking the neutral point n of the dc link as the voltage 
reference, the arm voltage can be expressed as 
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Combining (1) and (3) yields, 
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where ua is the equivalent phase voltage in phase a and can be 
used to regulate the differential-mode current. uacm is the 
voltage difference between the dc side voltage and the total 
leg voltage, and can be used to control the common-mode 
current. 
Based on (4), the upper and lower arm voltages are:  
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Thus, the instantaneous power flowing into the upper and 
the lower arms can be expressed as the product of the arm 
voltage in (5) and the arm current in (1): 
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III.  MODELING OF THE ASYMMETRICAL MMC 
Fig. 2 shows the equivalent circuit of an asymmetrical 
MMC, since in reality impedances in all the arms will not be 
equal. apv
~ , bpv
~ , cpv
~  and anv
~ , bnv
~ , cnv
~  represent the ac 
components in the generated arm voltage which mainly 
contain fundamental and second order harmonic components 
whereas apv , bpv , cpv  and anv , bnv , cnv denote the dc offsets 
in the arm voltage. 
 
Fig. 2 Equivalent circuit of an asymmetrical MMC 
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The linear circuit shown in Fig. 2 can be divided into three 
sub-circuits using the superposition principle, giving different 
frequency voltage sources, i.e. dc, fundamental frequency ac 
and double frequency ac sources. 
A. Fundamental frequency sub-circuit 
For conventional MMC control [12], the upper and lower 
fundamental frequency voltage sources within each phase are 
identical but with opposite signs. Fig. 3 presents the MMC 
equivalent circuit for the fundamental frequency quantities. 
1
~
av , 1
~
bv , and 1
~
cv denote the fundamental frequency voltage 
source in phase a, b, and c, respectively. Note the opposite 
directions for the voltages in the upper and lower arms in Fig. 
3. 
 
Fig. 3 Sub-circuit illustrating the fundamental frequency quantities. 
 
The circuit in Fig. 3 can be analyzed in two steps. The first 
step uses TheveQLQ¶s equivalent circuit for representing the 
MMC to calculate the ac output current ia1, ib1, and ic1. The 
simplified circuit is shown in Fig. 4 (a) where the arm 
resistances are neglected for ease of calculation, and  
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 The circuit in Fig. 4 (a) can be analyzed by considering the 
three-phase unbalanced inductances which results in 
unbalanced line currents ia1, ib1, and ic1 [29]. 
 
(a) 
 
(b) 
Fig. 4 Equivalent circuit at fundamental frequency for: (a) calculating ac 
current and (b) calculating arm and dc current. 
Next the second step considers the output ac currents as 
three-phase current sources as in Fig. 4 (b). The steady-state 
arm current and the current flow through the dc side can then 
be calculated as 
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Thus, asymmetrical inductances in the two arms in each 
phase result in different fundamental arm currents, i.e. unequal 
current sharing between the upper and lower arms. 
Additionally, there can also be fundamental current through 
the dc side which causes extra dc voltage and current ripples.  
B. Double frequency sub-circuit 
Based on the analysis in [12], the double frequency 
components in the common-mode current are generated by the 
common-mode ripple voltage source with the same orientation 
in the upper and lower arms. Fig. 5 shows the equivalent 
circuit for the double frequency quantities, 
where 2
~
av , 2
~
bv , 2
~
cv denote the double frequency voltage 
sources. The circuit shown can be analyzed using the same 
approach as for the fundamental components shown in 
previous sections. When the arm impedances are symmetrical, 
the upper and lower arm currents for each phase are identical, 
e.g. iap2 = ian2 for phase a. This leads to ia2 = 0 which means 
the second order harmonic current only appears as common-
mode in the arms without affecting the ac output current. 
Under such a condition, the sum of the three-phase double 
frequency common-mode currents is also zero, thus such 
current components do not appear on the dc side, i.e. idc2 =0. 
Under asymmetrical conditions, however, the double 
frequency common-mode currents flowing through the upper 
and lower arms in each phase are not equal and their 
difference flows to the ac side (ia2   ib2   ic2  . 
Meanwhile, the sum of the three-phase double frequency 
current is not zero, and will appear on the dc side, i.e. idc2  
 
Fig. 5 Sub-circuit illustrating the double frequency quantities. 
C. DC sub-circuit 
Adopting the conventional control strategy, the dc offsets 
in the upper and lower arm are equal and have the same 
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orientation. Fig. 6 shows the equivalent circuit for the dc 
quantities where 2dccba VVVV    . Under symmetrical 
conditions, the upper arm currents api , bpi , cpi are identical to 
the lower arm currents ani , bni , cni , and all equal ѿIdc. When 
the arm resistances differ, the dc currents in the upper and 
lower arms become unequal and consequently, a dc current 
component appears on the ac side, i.e. 0zai  taking phase a as 
an example. 
 
Fig. 6 Sub-circuit illustrating the dc quantities. 
D. Power flow analysis 
According to the previous analysis, under asymmetrical 
conditions, the differential-mode and the common-mode 
currents in phase a can be expressed as 
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Combining the three sub-circuits, the arm voltages in leg a 
can be expressed as 
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Rewriting (6), the instantaneous power in the upper and 
lower arms is  
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Thus, the difference in energy stored between the upper 
and lower arms can be calculated as 
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The energy difference between the upper and lower arms is 
not zero in one complete period under the following two 
conditions: 
x The differential-mode current (i.e. the output ac current) 
has a dc component (Iadm0   or a double frequency 
component (Iadm2 ;  
x The common-mode current includes a fundamental 
frequency component (Iacm1 . 
From this analysis, it can be concluded that under 
asymmetrical impedance conditions, the following potential 
issues exist which could significantly affect MMC system 
operation: 
x Unequal fundamental current distribution in the upper 
and lower arms, and the existence of fundamental current 
ripple on the dc side; 
x Existence of second order harmonic current on the output 
ac and dc sides; 
x Unequal energy in the upper and lower arms which 
results in SM capacitor voltage divergence between the 
upper and lower arms. 
Therefore, to maintain stable operation of the MMC under 
asymmetrical conditions, three control targets need to be 
achieved: (1) ensure the ac fundamental frequency current is 
split equally between the upper and lower arms; (2) eliminate 
the second order harmonic current in the differential-mode (ac 
output) current; and (3) regulate the dc common-mode current 
to maintain balanced power between the upper and lower 
arms. 
IV.  IMPROVED CONTROL STRATEGY FOR ASYMMETRIC MMC 
According to the previous analysis, to ensure stable MMC 
operation under asymmetrical conditions, a control strategy 
including the following three controllers is proposed. 
A. Output ac (differential-mode) current controller 
The output ac (differential-mode) current controller is 
implemented similar to conventional VSC control based in the 
synchronous dq frame [15]. The controller generates the 
required arm voltage for each phase, e.g. v
*
ap and v
*
an for 
phase a. As this has been documented, no further details are 
given here. 
B. Common-mode current controller 
From previous analysis, elimination of the fundamental 
frequency common-mode current ensures equal distribution of 
the ac output current between the upper and lower arms. In 
addition, the second order harmonic current problem on the ac 
and dc sides can be resolved if such common-mode second 
order harmonic current is eliminated. Thus, the purpose of this 
controller is to eliminate both the fundamental (which is 
unique to asymmetrical conditions) and double-frequency 
current components in the common-mode current for each 
phase. 
According to Fig. 2 and (4), the mathematical equation for 
the common-mode current is 
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Controlling the ac components in the arm voltages can 
regulate the common-mode current. To eliminate the main 
components in the common-mode current under an 
asymmetrical condition, a PR (proportional and resonant) 
controller with two resonant frequencies at Ȧ0 and 2Ȧ0 (Ȧ0 is 
the fundamental frequency) is adopted in each leg, and the 
transfer function of the PR controller is [28] 
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The control structure for phase a is shown in Fig. 7, where 
the high pass filter (HPF) removes the dc component and 
extracts the ac components acmi
~
 from the common-mode 
current iacm. The cut-off frequency of the HPF can be set at a 
low frequency, e.g. 2 Hz, due to the fact that dynamic 
response is not the main concern for this controller. 
*~
acmi  is the 
reference value for the ac common-mode current which is set 
to zero to completely eliminate such components. The output 
from the PR controller, ǻvacm, is added/subtracted to/from the 
normal upper and lower arm voltage references generated by 
the ac (differential mode) current controller. 
 
Fig.7 Control structure of the common-mode current for phase µa¶ 
C. Power balance controller 
With a common-mode current controller, the fundamental 
frequency and double frequency common-mode currents can 
be eliminated by adding ǻva1 (for fundamental frequency) and ǻva2 (for double frequency) to the upper and lower arm 
voltages. Based on (9), the arm voltages in the proposed 
control strategy can be expressed as 
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ZKHUHǻva1 DQGǻva2 denote the additional voltage components 
generated by the common-mode current controller. apv and 
anv denote the dc offsets in the upper and lower arms 
respectively, which might be slightly different under 
asymmetrical conditions due to different arm resistances. 
Rewriting (6), the instantaneous powers in the upper and 
lower arms are 
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Thus, the energy storage difference between the upper and 
lower arms is 
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Eq. (17) indicates that energy difference epn exists between 
the upper and lower arms in one complete period. 
Consequently, the total energy stored in the upper arm SM 
capacitors and lower arm capacitors can be different which 
results in the divergence of their voltages. Thus, to ensure SM 
capacitor voltages in the upper and lower arms balance, a 
power balance controller is needed in each phase. 
Detailed analysis of (17) reveals that there exist two power 
balance methods. The second component in (17) indicates that 
the energy difference can be controlled by slightly changing  anap vv  , i.e. the dc offsets of the upper and lower arm 
voltages, since the common-mode current iacm now only 
contains the dc current. The schematic diagram using this 
control principle is shown in Fig. 8 for phase a. As shown, the 
difference between the total upper arm capacitor voltage (i.e. 
¦
 
n
i
pciv
1
 where vpci is the capacitor voltage of the ith SM in the 
upper arm, and n is the total number of SMs in an arm) and the 
lower arm total capacitor voltage (i.e. ¦
 
n
i
nciv
1
 where vnci is the 
capacitor voltage of the i
th
 SM in the lower arm) is passed 
through a notch filter tuned at fundamental frequency Ȧ0 to 
remove the fundamental frequency voltage ripple and extract 
the dc voltage unbalance dcpnv' . iacm0 is the dc component of 
the common-mode current and equals to Idc/3 under normal 
steady state condition. Their product is fed to a PI regulator 
whose reference input is zero to produce a small dc offset ¨va 
which is added to the upper and lower arm voltages with 
opposing polarities. According to (4), the added dc offset ǻva 
would have an effort on the output voltage, which is used to 
compensate the dc offset in the output voltage caused by the 
power difference between the upper arm and the lower arm 
under the asymmetric conditions. The response of the PI 
regulator can be tuned at a low frequency due to the slow 
dynamics of the voltage divergence. The limitation of this 
method is that the controller becomes ineffective when the dc 
component in the common-mode current is zero, i.e. when the 
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converter is not transmitting real power. To solve this issue, a 
supplementary method derived from the third component in 
(17) is adopted. If a small common-mode current at the 
fundamental frequency, which has the same phase angle as the 
generated ac arm voltage, is added, the energy difference can 
be regulated. Fig. 9 shows the structure of the supplementary 
power balance method for phase a. AVVKRZQȦt is the phase 
angle of the generated arm ac voltage and thus msa is in phase 
with the fundamental frequency arm ac voltage with a 
magnitude of 1. ǻiacm is the injected common-mode current 
which is added to the normal common-mode current reference 
of zero to feed to the common-mode current controller shown 
in Fig. 7. 
 
Fig.8 Structure of the power balance controller for phase a using dc 
components.  
 
Fig.9 Structure of the power balance controller for phase a using ac 
components. 
The complete MMC control structure is shown in Fig. 10, 
ZKHUH WKH VXSHUVFULSW ³*´ denotes the reference values, and 
vjp
*
, vjn
*
, ijcm, jcmi
~
, ijcm0, ¨ijcm, ¨vjcm ¨vj denote the required 
upper and lower arm voltages, common-mode current, the ac 
and dc components in common-mode current, the injected 
common-mode current derived from the power balance 
controller using ac components, the output voltage of PR 
controller in the common-mode current controller,  and the 
output voltage of PI controller in the power balance controller 
using dc components in phase a, b, c (j = a, b, c), respectively. 
The voltage reference is generated by three controllers, of 
which the differential-mode current controller regulates the 
active and reactive powers, the common-mode current 
controller suppresses the 50 Hz and 100 Hz circulating 
currents, and the power balance controller ensures the total 
voltages across the upper and the lower arm capacitors are 
equal. 
The three additional voltage components generated by the 
proposed controller, i.e. the dc, fundamental and double 
frequency voltages, are added to the upper and lower arm 
voltages to compensate the unbalanced voltage drop across the 
asymmetrical arm reactors, the double frequency SM capacitor 
voltage ripple, and the capacitor voltage imbalance between 
the upper and lower arms. Consequently the ac voltage seen at 
the converter terminal will be free from any voltage unbalance 
and harmonics to ensure no dc and double frequency current 
in the ac output. Therefore, the injected components have no 
adverse effect on the MMC ac output.  
 
 
Fig. 10 Overall MMC control structure. 
D. Consideration of compensation limits for the proposed 
control strategy 
The proposed controller needs injected additional arm 
voltages and the maximum arm voltage that can be generated 
is limited by the operating point of the converter. Thus the 
relationship between the converter operating point 
(modulation index, dc voltage and ac current) and the 
unbalance ratio of the arm impedance is considered. 
As the control scheme ensures the arm current only 
contains fundamental and dc components, only the 
fundamental voltage drop across the asymmetrical arm reactor 
is considered. According to the preceding analysis, in order to 
share the fundamental ac current equally, the voltages across 
the upper and lower arms including the voltage generated by 
the SMs and the voltage drop across the arm reactors must 
have identical amplitude but be phase shifted by 180º. The 
additional injected arm voltage generated by SMs in each arm 
therefore needs to compensate the voltage difference caused 
by the different upper and lower arm impedances. An extreme 
condition is considered here, in which one arm (e.g. upper 
arm) has the minimum arm impedance Lmin whereas the other 
arm in the same phase (e.g. lower arm) has the maximum arm 
impedance Lmax. As illustrated in Fig. 3, the fundamental 
frequency quantities can be expressed as 
 
  max11
min11
sin
2
~~
sin
2
~~
Ljt
I
vv
Ljt
I
vv
ac
ac
ZMZ
ZMZ
u' 
u'
           (20) 
where 1
~v is the normal voltage generated by the SMs, 1
~v' is 
the additional injected arm voltage, and Iac is the ac current 
amplitude. 
The unbalance ratio of k and the additional injected arm 
voltage 1
~v'  are defined as 
 11minmax sin
2
~, TZ u' ' tVmv
L
LL
k dc               (21) 
where ǻP and T1 are the modulation index and phase angle of 
the additional voltage component, and L is the average arm 
inductance. 
Substituting (21) into (20) yields 
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m
dc
ac                      (22) 
Thus in order to perform the compensation, the converter 
must have the extra required modulation index margin ǻm. 
V.  SIMULATION RESULTS FOR A THREE-PHASE SYSTEM 
To verify the proposed control strategy, a three-phase 
MMC was simulated using Matlab/Simulink. Fig. 11 shows 
the simulation system structure where the MMC employs the 
configuration in Fig. 1 with slightly different impedances in 
each arm. The main circuit parameters are listed in Table I and 
the maximum arm impedance unbalance ratio is 
approximately 10%. iabc denotes the ac current flowing out 
from the MMC as shown in Fig. 11. 
 
Fig. 11 Structure of the simulation system 
 
TABLE I PARAMETERS FOR THE SIMULATED THREE-PHASE MMC SYSTEM  
Item Values 
MMC rated power 2.25 MW 
DC voltage 6 kV 
Source voltage / frequency 11 kV / 50 Hz 
transformer ratio 11 kV/3 kV 
Rated impedance ȍ 
Transformer leakage impendence 0.002 + j0.2 p.u. 
Number of SMs per arm 4 
DC voltage per SM 1.5 kV 
SM capacitor 2200 ȝF 
R1 + jȦL1 0.0036 + j0.09 p.u. 
R2 + MȦL2 0.0044 + j0.11 p.u. 
R3 MȦ/3 0.0041 + j0.105 p.u. 
R4 MȦL4 0.0036 + j0.09 p.u. 
R5 MȦ/5 0.0044 + j0.11p.u. 
R6 MȦ/6 0.0040 + j0.10 p.u. 
MMC carrier frequency 4.0 kHz 
Figs. 12 (a) and (b) compare the steady-state waveforms 
under the conventional and proposed control strategies. 
Taking phase a as an example, further analysis of the ac 
current ia, fundamental arm current iap1 and ian1, and the 
common-mode current iacm are carried out and the results for 
the conventional and proposed methods are compared in Table 
II. As can be observed from Fig. 12(a) and Table II, under 
conventional control the ac side current is unbalanced with dc 
offsets and second order 100 Hz harmonics. This confirms the 
previous analysis that under asymmetric arm impedances the 
common-mode currents (both dc and 100 Hz) flow out to the 
ac side. The dc current shown in Fig. 12(a) also contains 50 
Hz and 100 Hz ripples. The respective total capacitor voltages 
in the upper and lower arms which are calculated by adding all 
the SM capacitor voltages in the upper and lower arms, 
respectively, i.e., ¦ pciv  and ¦ nciv , also diverge. Again, 
these observations are in good agreement with the previous 
analysis. With the proposed control, Fig. 12 (b) and Table II 
clearly show that the ac side current is balanced with the dc 
and 100 Hz harmonics being largely eliminated. In addition, 
the 50 Hz and 100 Hz ripple in the dc current is also well 
suppressed and the total capacitor voltages in the upper and 
lower arms are rebalanced, as shown in Fig. 12(b). Equal 
current sharing for the upper and lower arms, i.e. iap1 and ian1 is 
largely achieved. 
 
(a) With the conventional control strategy 
 
(b) With the proposed control strategy 
Fig. 12 Simulation waveforms of steady-state operation for the asymmetrical 
MMC with 10% arm impedance mismatch; vcap: sum of the capacitor voltages 
in upper and lower arms; iabc: output ac current; idc: dc link current; iarm: phase 
a upper and lower arm current. 
 
TABLE II COMPARISON OF THE CONVENTIONAL AND PROPOSED METHODS 
(10% UNBALANCE RATIO)  
 iap1 ian1 
iacm ia 
50Hz 100Hz DC 100Hz 
Conventional 56.3% 43.7% 7.2% 4.1% 2.8% 1.4% 
Proposed 50.2% 49.8% 0.4% 0.4% 0.2% 0.1% 
Fig. 13 presents the injected arm voltage components 
produced by the proposed controller. It can be observed that 
the output voltages of the PR controller ¨vcm mainly include 
50 Hz and 100 Hz components. The injected 50 Hz 
components compensate the voltage difference caused by the 
flowing of the 50 Hz arm current across the asymmetric upper 
and lower arm impedances. In order to completely eliminated 
the 100 Hz common-mode current, the injected 100 Hz 
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voltages from the controller need to compensate the 100 Hz 
capacitor voltage ripple in the upper and lower arms. 
Therefore a substantial amount of 100 Hz voltage injection is 
required due to the significant capacitor voltage ripple. 
Increasing the SM capacitance can reduce the voltage ripple 
and the injected additional 100 Hz voltage component from 
the proposed controller. The small dc voltages produced by 
the controller ¨v are injected to the upper and lower arms with 
oppose polarity to ensure the stored energy between the upper 
and the lower arm capacitors are balanced. 
 
Fig. 13 Injected three-phase arm voltage components produced by the 
proposed controller ¨vcm1: 50 Hz components from the common-mode 
current controller; ¨vcm2: 100 Hz components from the common-mode current 
controller; ¨v: dc components from the power balance controller.  
 
Fig. 14 Simulation waveforms of dynamic operation for 10% arm impedance 
mismatch, transferring from the conventional control strategy to the proposed 
control strategy at 0.6s. 
Fig. 14 shows the transient performance where 
conventional control strategy is used prior to enabling the 
proposed control at 0.6 s. As can be seen, once the proposed 
control strategy is enabled, the capacitor voltages in the upper 
and lower arms are quickly rebalanced and the output ac 
current, the dc current and the arm current are immediately 
improved. The simulation results clearly demonstrate the 
previous analysis and the effectiveness and validity of the 
proposed control strategy. 
Further studies with a small arm impedance unbalance of 
approximately 2% were carried out and it was found that even 
with such a relatively small unbalance in arm impedance, it 
still has similar issues to the previous case shown in Figs. 12-
14. The main current harmonics are compared in Table III. As 
is shown, under such conditions, the common-mode current 
still contains 3.5% 50 Hz and 4.2% 100 Hz component. They 
are reduced to 0.08% and 0.3% respectively once the proposed 
control scheme is enabled indicating a significant 
improvement. It also can be observed that the dc and 100 Hz 
components in the ac output current are also significantly 
reduced. 
 
TABLE III COMPARISON OF THE CONVENTIONAL AND PROPOSED METHODS  
(2% UNBALANCE RATIO)  
 iap1 ian1 
iacm ia 
50Hz 100Hz DC 100Hz 
Conventional 51.9% 48.1% 3.5% 4.2% 0.7% 0.5% 
Proposed 50.0% 50.0% 0.08% 0.3% 0.03% 0.02% 
VI.  EXPERIMENTAL AND SIMULATION RESULTS FOR A SINGLE-
PHASE SYSTEM 
To test the presented analysis and the proposed control 
strategy, a prototype single-phase MMC schematically shown 
in Fig. 15 is developed. The control system is implemented 
using a TMS320F2812 DSP and the main circuit parameters 
are listed in Table IV. Two dc power sources are connected in 
series to form the dc neutral point. The unbalance ratio of the 
upper and lower arm inductances is approximately 6.4%. 
 
Fig. 15 Schematic of the asymmetrical MMC experimental system 
 
TABLE IV  
PARAMETERS OF THE EXPERIMENTAL MMC SYSTEM  
Item Values 
MMC rated power 150 W 
DC voltage 120 V 
AC voltage (peak) 50 V 
Number of SMs per arm 2 
DC voltage per SM 60 V 
SM capacitor 940 ȝF 
Upper arm inductance 12.75 mH 
Lower arm inductance 14.50 mH 
Transformer leakage inductance 16.8 mH 
Transformer voltage ratio (rms.) 230 V / 35 V 
MMC carrier frequency 4.0 kHz 
 
Figs. 16 (a) and (b) show the steady-state operation of the 
MMC under the conventional and proposed control strategies, 
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respectively. Further analysis of the ac current ia, fundamental 
arm current iap1 and ian1, and the common-mode current iacm 
are carried out and the results are compared in Table V for the 
conventional and proposed methods. As shown in Fig. 16(a) 
and Table V, the upper arm current is larger than the lower 
arm current (due to the smaller arm inductance in the upper 
arm), and the common-mode current includes large 50 Hz and 
100 Hz ripple components. The output ac current also contains 
dc and 100 Hz harmonics. Fig. 16(a) also shows that the 
difference between the average capacitor voltages in the upper 
and lower arms is around 10V. By contrast, Fig. 16(b) and 
Table V show that once the proposed control strategy is 
adopted the common-mode current becomes mainly dc with 
both the 50 Hz and 100 Hz components significantly reduced 
resulting in equal current sharing in the upper and lower arms. 
The dc and 100 Hz components in the output ac current are 
also reduced from 0.5% and 1.8% to 0.05% and 0.5% 
respectively. The capacitor voltages in the upper and lower 
arms are also balanced. During the measurement, the current 
probe used for measuring ian shown in Fig.16 (b) contained a 
small offset but the ac magnitudes between iap and ian remain 
almost identical as evident from Table V. 
 
(a) With the conventional control strategy 
 
(b) With the proposed control strategy 
 
Fig. 16 Steady-state operation as a grid-connected inverter; vcapap: sum of the 
upper arm capacitor voltage (20V/div); vcapan: sum of the lower arm capacitor 
voltage (20V/div); ia: ac side current (5A/div); iacm: common-mode current 
(2.5A/div); iap: upper arm current (5A/div); ian: lower arm current (5A/div). 
 
 
 
 
 
TABLE V COMPARISON OF THE EXPERIMENTAL RESULTS FOR THE SINGLE-
PHASE SYSTEM 
 iap1 ian1 
iacm ia 
50Hz 100Hz DC 100Hz 
Conventional 54.6% 45.4% 7.5% 2.5% 0.5% 1.8% 
Proposed 50.0% 50.0% 1.0% 0.5% 0.05% 0.5% 
 
Fig. 17 Dynamic response when the system switches from conventional 
control to the proposed method.  
 
 
 (a) With the conventional control strategy 
 
(b) With the proposed control strategy 
Fig. 18 Simulation results of the steady-state operation for a single-phase 
asymmetrical MMC with the same parameters as the prototype; vcap: sum of 
the capacitor voltages in upper and lower arms; ia: ac side current; iacm: 
common-mode current; iarm: upper and lower arm currents. 
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Fig. 17 shows the MMC dynamic operation when the 
system switches from the conventional control strategy (Stage 
I) to the proposed control strategy (Stage II). As is shown, the 
proposed control strategy can quickly gain the control of 
capacitor voltage, and the ac and arm currents. 
To further verify the proposed control strategy, additional 
simulation studies for a single-phase MMC with the same 
parameters as the prototype are carried out and the results are 
compared in Figs. 18 (a) and (b) and Table VI. It can be seen 
that similar trends can be observed as the experimental result 
shown in Fig. 16 and Table V. Under conventional control due 
to the complicated interactions among the diverged upper and 
lower capacitor voltages, asymmetric arm impedance and 
harmonic components in the arm and ac currents, the 
harmonic contents in the experimental and simulation results 
shown in Tables V and VI have some differences. However, 
both results are in good agreement with the theoretical 
analysis and clearly validate the effectively of the proposed 
method. 
 
TABLE VI COMPARISON OF THE SIMULATED RESULTS FOR THE SINGLE-PHASE 
SYSTEM  
 iap1 ian1 
iacm ia 
50Hz 100Hz DC 100Hz 
Conventional 55.0% 45.0% 8.5% 5.0% 1.02% 1.77% 
Proposed 50.0% 50.0% 0.43% 0.14% 0.02% 0.03% 
VII.  CONCLUSIONS 
This paper proposes an MMC control strategy for 
asymmetrical arm impedance conditions. An equivalent circuit 
of the asymmetrical MMC is presented, and detail analysis of 
the impact of asymmetrical conditions on the differential-
mode current, the common-mode current and capacitor 
voltages, was performed. Based on the analysis, three control 
targets were designed to improve asymmetrical MMC 
performance. To achieve these three control targets, an 
improved control strategy was proposed, involving three 
controllers: differential-mode current, common-mode current 
and power balance controllers. Detailed control system design 
was presented and the effectiveness of the proposed scheme in 
a three-phase MMC system and a single-phase MMC system 
was confirmed by the simulation studies and experimental 
results. 
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